Signature Rollback with Extreme Compaction – a Technique for Testing Robust Vlsi Circuits with Reduced Hardware Overhead
نویسندگان
چکیده
With the decreasing feature size of today’s nanoelectronic circuits, the susceptibility to transient failures increases. New robust and self-adaptive designs are developed, which can handle transient error to some extent, but at the same time make testing for permanent faults more difficult. This paper reviews the “signature rollback“ scheme as a strategy to minimize both test time and yield loss. The main idea is to partition the test into shorter sessions and immediately repeat sessions with a faulty result to distinguish between permanent defects and transient failures. While a high number of test sessions leads to a high test quality, the hardware overhead also increases. For this, an extreme compaction method is added which reduces the amount of data to be stored on chip without any degradation of the product quality
منابع مشابه
Parity bit signature in response data compaction and built-in self-testing of VLSI circuits with nonexhaustive test sets
The design of efficient time compression support hardware for built-in self-testing (BIST) is of great importance in the design and manufacture of VLSI circuits. The test data outputs in BIST are ultimately compressed by the time compaction hardware, commonly called a response analyzer, into signatures. Several output response compaction techniques to aid in the synthesis of such support circui...
متن کاملSyndrome signature in output compaction for VLSI BIST
An output compaction method, called Syndrome Signature, is proposed herein. It is particularly well-suited for exhaustive testing of VLSI circuits and is based on the idea originally developed by Savir for syndrome testing. A syndrome is the normalized number of l’s realized by a function under exhaustive application of all possible input patterns. Given an n-input combinational circuit, a synd...
متن کاملA Minimal-Cost Inherent-Feedback Approach for Low-Power MRF-Based Logic Gates
The Markov random field (MRF) theory has been accepted as a highly effective framework for designing noise-tolerant nanometer digital VLSI circuits. In MRF-based design, proper feedback lines are used to control noise and keep the circuits in their valid states. However, this methodology has encountered two major problems that have limited the application of highly noise immune MRF-based circui...
متن کاملLow Power March Memory Test Algorithm for Static Random Access Memories (TECHNICAL NOTE)
Memories are most important building blocks in many digital systems. As the Integrated Circuits requirements are growing, the test circuitry must grow as well. There is a need for more efficient test techniques with low power and high speed. Many Memory Built in Self-Test techniques have been proposed to test memories. Compared with combinational and sequential circuits memory testing utilizes ...
متن کاملAliasing-Free Compaction in Testing Cores-Based System-on-Chip (SoC) using Compatibility of Response Data outputs
The realization of space-efficient support hardware for built-in self-testing (BIST) is of great importance in the design and manufacture of VLSI circuits. Novel approaches to designing aliasing-free space compaction hardware were recently proposed in the context of testing coresbased system-on-chip (SOC) for single stuck-line faults, extending the well-known concepts of conventional switching ...
متن کامل